IO Registers: Difference between revisions

From MegaDrive Development Wiki
Jump to navigation Jump to search
mNo edit summary
No edit summary
Line 8: Line 8:
| REG_VERSION
| REG_VERSION
| [[Version_Register|Version Register]]
| [[Version_Register|Version Register]]
{{8BitRegister|MODE|1|VMOD|1|DISK|1|RSV|1|VER3|1|VER2|1|VER1|1|VER0|1}}
{{8BitRegister
| 0 : Domestic (Japanese model)
 
1 : Oversea (US or European model)
 
|1
| 0 : NTSC Clock (7.67Mhz)
 
1 : PAL Clock (7.60Mhz)
 
|1
| 0 : Expansion unit connected
 
1 : Expansion unit not connected
 
|1
| ?
|1
|Version number|4}}
|?
|?
|-
|-
Line 15: Line 33:
| Status of each pin (direction is controller by REG_CTRL1)
| Status of each pin (direction is controller by REG_CTRL1)
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|  
| ?
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|-
|-
| $A10005
| $A10005
Line 22: Line 39:
| Status of each pin (direction is controller by REG_CTRL2)
| Status of each pin (direction is controller by REG_CTRL2)
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|?
|-
|-
| $A10007
| $A10007
Line 28: Line 45:
| Status of each pin (direction is controller by REG_CTRL3)
| Status of each pin (direction is controller by REG_CTRL3)
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|{{8BitRegister|PD7|1|PD6|1|PD5|1|PD4|1|PD3|1|PD2|1|PD1|1|PD0|1}}
|?
|-
|-
| $A10009
| $A10009

Revision as of 22:17, 13 March 2012

Address Name Read Write
$A10001 REG_VERSION Version Register
Bit 7 6 5 4 3 2 1 0
Def 0 : Domestic (Japanese model)

1 : Oversea (US or European model)

0 : NTSC Clock (7.67Mhz)

1 : PAL Clock (7.60Mhz)

0 : Expansion unit connected

1 : Expansion unit not connected

 ? Version number
?
$A10003 REG_DATA1 Status of each pin (direction is controller by REG_CTRL1)
Bit 7 6 5 4 3 2 1 0
Def PD7 PD6PD5PD4PD3PD2PD1PD0
?
$A10005 REG_DATA2 Status of each pin (direction is controller by REG_CTRL2)
Bit 7 6 5 4 3 2 1 0
Def PD7 PD6PD5PD4PD3PD2PD1PD0
?
$A10007 REG_DATA3 Status of each pin (direction is controller by REG_CTRL3)
Bit 7 6 5 4 3 2 1 0
Def PD7 PD6PD5PD4PD3PD2PD1PD0
?
$A10009 REG_CTRL1 ? Select the direction of the pin (0 = input, 1 = output)
Bit 7 6 5 4 3 2 1 0
Def INT PC6PC5PC4PC3PC2PC1PC0
$A1000B REG_CTRL2 ? Select the direction of the pin (0 = input, 1 = output)
Bit 7 6 5 4 3 2 1 0
Def INT PC6PC5PC4PC3PC2PC1PC0
$A1000D REG_CTRL3 ? Select the direction of the pin (0 = input, 1 = output)
Bit 7 6 5 4 3 2 1 0
Def INT PC6PC5PC4PC3PC2PC1PC0
$A1000F REG_TXDATA1
$A10011 REG_RXDATA1
$A10013 REG_S_CTRL1
Bit 7 6 5 4 3 2 1 0
Def ? 0 : OK

1 : Rxd Error

0 : OK

1 : Rxd Ready

0 : OK

1 : TxdFull

Bit 7 6 5 4 3 2 1 0
Def 0: 4800 bps

1: 2400 bps

2: 1200 bps

3: 300 bps

0 : Parallel mode

1 : Serial in

0 : Parallel mode

1 : Serial out

0 : Rxd Ready - Interrupt Prohibited

1 : Rxd Ready - Interrupt Allowed

?
$A10015 REG_TXDATA2
$A10017 REG_RXDATA2
$A10019 REG_S_CTRL2
Bit 7 6 5 4 3 2 1 0
Def ? 0 : OK

1 : Rxd Error

0 : OK

1 : Rxd Ready

0 : OK

1 : TxdFull

Bit 7 6 5 4 3 2 1 0
Def 0: 4800 bps

1: 2400 bps

2: 1200 bps

3: 300 bps

0 : Parallel mode

1 : Serial in

0 : Parallel mode

1 : Serial out

0 : Rxd Ready - Interrupt Prohibited

1 : Rxd Ready - Interrupt Allowed

?
$A1001B REG_TXDATA3
$A1001D REG_RXDATA3
$A1001F REG_S_CTRL3
Bit 7 6 5 4 3 2 1 0
Def ? 0 : OK

1 : Rxd Error

0 : OK

1 : Rxd Ready

0 : OK

1 : TxdFull

Bit 7 6 5 4 3 2 1 0
Def 0: 4800 bps

1: 2400 bps

2: 1200 bps

3: 300 bps

0 : Parallel mode

1 : Serial in

0 : Parallel mode

1 : Serial out

0 : Rxd Ready - Interrupt Prohibited

1 : Rxd Ready - Interrupt Allowed

?